This pipe works at the module level. It maps the right module's output port defined by the right number (y) of the pipe operator to the left module's input port defined by the left number (x).