This pipe maps all the left output ports to the right input ports.

l %:>>:% r

Arguments

l

left module.

r

right module.

Value

The left module.