This pipe maps all the left output ports to the right input ports. The right module input ports should match the number of the left output ports.

l %:>:% r

Arguments

l

left module.

r

right module.

Value

The right module