This pipe copy all the left output ports to the right input ports. This is a copy not a mapping. The right module input ports will be created.

l %:c>:% r

Arguments

l

left module.

r

right module.

Value

The right module